

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER POR PATENTS PO Box (430 Alexandra, Virginia 22313-1450 www.opto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/538,739	11/09/2005	Yasuhiro Okamoto	029437-0108	7288	
22428 FOLEY AND	7590 06/21/2010 LARDNER LLP	EXAMINER			
SUITE 500		SALERNO, SARAH KATE			
3000 K STRE			ART UNIT	PAPER NUMBER	
	,		2814		
			MAIL DATE	DELIVERY MODE	
			06/21/2010	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.	Applicant(s) OKAMOTO ET AL.		
10/538,739			
Examiner	Art Unit		
SARAH K. SALERNO	2814		

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS,

- WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed
- after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

 Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any

earne	d patent term a	ajustment. S	ee 37	CFR	1.704(b).
C4-4					

S. Patent and Trademark Office TOL-326 (Rev. 08-06) Office Ar	ction Summary Part of Paper No./Mail Date 20100614				
Notice of References Cited (PTO-892) Notice of Draftsperson's Patient Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/98/08) Paper No(s)/Mail Date	Interview Summary (PTO-413) Paper Nots/Mail Date.				
Attachment(s)					
application from the International Burear * See the attached detailed Office action for a list	, , , , , , , , , , , , , , , , , , , ,				
3. Copies of the certified copies of the prio	rity documents have been received in this National Stage				
a) All b) Some * c) None of: 1. Certified copies of the priority document	ts have been received. ts have been received in Application No.				
12) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a)-(d) or (f).				
Priority under 35 U.S.C. § 119					
Replacement drawing sheet(s) including the correct	drawing(s) be held in abeyance. See 37 CFR 1.85(a). tion is required if the drawing(s) is objected to. See 37 CFR 1.121(d), xaminer. Note the attached Office Action or form PTO-152.				
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc					
Application Papers					
8) Claim(s) are subject to restriction and/or election requirement.					
6)⊠ Claim(s) <u>1,3-12 and 15-24</u> is/are rejected. 7)□ Claim(s) is/are objected to.					
4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed.					
Disposition of Claims 4)⊠ Claim(s) 1.3-12 and 15-24 is/are pending in th	e annication				
,_	nce except for formal matters, prosecution as to the merits is				
1)⊠ Responsive to communication(s) filed on <u>16 №</u> 2a) This action is FINAL . 2b)⊠ This	<u>flarch 2010</u> . s action is non-final.				

Application/Control Number: 10/538,739 Page 2

Art Unit: 2814

DETAILED ACTION

 Applicant's amendment/arguments filed on 03/16/10 as being acknowledged and entered. By this amendment claims 2, 13 and 14 are canceled, claim 24 has been added claims 1, 3-12 and 15-24 are pending and no claims are withdrawn.

2. The rejection of claims 1-12 and 15-23 in the Non-Final office action dated 12/16/09 are withdrawn based on applicants arguments and perfected priority. Applicant's submission of the Certified Translation of Foreign Priority Application on 3/16/2010 antedates the filing date of Green et al. (US PGPub 2002/0079525) therefor overcoming the previous 102(e) rejection.

Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claim 24 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 24 contains the limitation "in which the first and third parallel regions are not in contact with each other". This limitation is unclear because the first and third parallel regions are in contact with each other because they are sections of the same continuous insulating film (22 o r 21) of Figure 6.

Application/Control Number: 10/538,739 Page 3

Art Unit: 2814

Claim Objections

5. Claim 24 is objected to because of the following informalities: the claim language currently reads "the first parallel region is in contact with and disposed the second parallel regions" and should be corrected to read "the first parallel region is in contact with and disposed <u>below</u> the second parallel regions". Appropriate correction is required.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1, 3, 18, 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record) in view of Shinji (JP Publication 2000-323495).
- Claim 1: Inoue teaches a field-effect transistor comprising a Group III nitride semiconductor layer structure including a heterojunction formed by a channel layer made of In_xGa_{1-x}N (0 ≤x≤1) (603) and an electron supply layer made of Al_yGa_{1-y}N (0 <y≤1) (604), a source electrode (606) and a drain electrode (608) formed on the semiconductor layer structure while being separated from each other, a gate electrode (607) arranged between said source electrode and said drain electrode, and an insulating film (605a) formed on said Group III nitride semiconductor layer, wherein, said

Art Unit: 2814

gate electrode has a field plate portion (above 605a) formed on said insulating film while said field plate portion has a visored shape that overhangs a gate side of said insulating film between said gate electrode and said drain electrode (Fig. 6E; [0061-0067]).

Inoue does not teach the insulating film is a multilayered film that includes a first insulating film and a second insulating film, said first insulating film being made of a compound that includes silicon and nitrogen as constituent elements, said second insulating film having a dielectric constant lower than that of said first insulating film wherein the second insulating film is laminated on said first insulating film. Shinji teaches the insulating film is a multilayered film including a first insulating film (32a) and a second insulating film (32b), said first insulating film being made of a compound that includes silicon and nitrogen as constituent elements, said second insulating film having a dielectric constant lower than that of said first insulating film the second insulating film is laminated on said first insulating film to prevent threshold voltage variation (Fig 1; ABS). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Inoue to have the multilayered film protective film to prevent threshold voltage variation in the device as taught by Shinji (Fig 1; ABS).

Claim 3: Shinji teaches the thickness of said first insulating film is not more than 150 nm (ABS).

Claim 18: Inoue teaches a semiconductor layer structure has a structure in which the channel layer made of $\ln_x Ga_{1-x}N$ (0 $\le x \le 1$), the electron supply layer made of $Al_v Ga_{1-v}N$ (0 $\le y \le 1$), and a cap layer made of GaN are sequentially laminate [0050].

Art Unit: 2814

Inoue does teach these layers are sequentially laminate, however, it is noted that "The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made.

Claim 22: Inoue teaches the field plate portion having a visored shape does not overhang any part of said insulating film between said gate electrode and said source electrode (Fig. 6E; [0061-0067]).

Claim 23: Inoue teaches the field plate portion having a visored shape does not overhang any part of said insulating film between said gate electrode and said source electrode (Fig. 6E; [0061-0067]).

 Claims 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record) in view of Shinji (JP Publication 2000-323495) and Tan et al. (The Effect of Dielectric Stress on the Electrical characteristics of AlGaN/GaN Heterostructure Field Effect Transistors).

Regarding claim 4, as described above, Inoue and Shinji substantially read on the invention as claimed, except Inoue and Shinji do not teach a dielectric constant of said second insulating film is not more than 3.5. Tan teaches replacing SiN gate dielectric with SiON which has a dielectric constant of less than 3.5 for use in an HFET device.

Art Unit: 2814

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the second insulating film of Inoue and Shinji to not have a dielectric constant more than 3.5 for use in an HFET device as taught by Tan (page 131 2nd paragraph).

 Claims 5, 6 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record) and of Shinji (JP Publication 2000-323495), as applied to claim 1 above, and further in view of Mizuta et al. (US Patent 6,483,135 of record).

Regarding claim 15, as described above, Inoue and Shinji substantially read on the invention as claimed, except Inoue and Shinji do not teach the contact layers are arranged between said source electrode and a surface of said semiconductor layer structure and between said drain electrode and a surface of said semiconductor layer structure, respectively. Mizuta teaches the contact layers (3) are arranged between said source electrode (7/8) and a surface of said semiconductor layer (2) structure and between said drain electrode (7/8) and a surface of said semiconductor layer structure, respectively to improve device performance (FIG. 7; Col. 1). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Inoue and Shinji to have the contact layers between the source/drain electrodes and the semiconductor layer to improve device performance as taught by Mizuta (FIG. 7; Col. 1).

Art Unit: 2814

Claim 5: Mizuta teaches said insulating film including said multilayered film is formed while being separated from said gate electrode, and said second insulating film (4a) is provided between said first insulating film (4b) and said gate electrode (5) (FIG. 9e).

Claim 6: Mizuta teaches said second insulating film (4a) is provided between said first insulating film (4b) and said gate electrode (5) and said second insulating film is positioned below said field plate portion (5 above 4a and 4b), and said multilayered film including said first insulating film and said second insulating film is positioned between a drain-side end portion of said field plate portion and said drain electrode (FIG. 9f).

 Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record) and Shinji (JP Publication 2000-323495), as applied to claim 1 above, and further in view of Parikh et al. (US PGPub 2003/0020092).

Regarding claim 7, as described above, Inoue and Shinji substantially read on the invention as claimed, except Inoue and Shinji do not teach a third insulating film on said second insulating film, the third insulating film being made of a compound containing silicon and nitrogen as the constituent elements. Parikh teaches adding an additional dielectric layer of SiN on the surface of the existing insulating layers to further protect the device from passivation and impurities that can damage the device during handling [0038]. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Inoue and

Art Unit: 2814

Shinji to include a third dielectric layer of SiN to further protect the device from passivation and impurities that can damage the device during handling as taught by Parikh [0038].

11. Claims 8-11, are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record) in view of Tan et al. (The Effect of Dielectric Stress on the Electrical characteristics of AlGaN/GaN Heterostructure Field Effect Transistors).

Claim 8: Inoue teaches a field-effect transistor comprising a Group III nitride semiconductor layer structure including: a heterojunction formed by a channel layer made of In_xGa_{1-x}N (0 ≤x≤1) (603) and an electron supply layer made of Al_yGa_{1-y}N (0 <y≤1) (604), a source electrode (606) and a drain electrode (608) formed on the semiconductor layer structure while being separated from each other, a gate electrode (607) arranged between said source electrode and said drain electrode, and an insulating film (605a) formed on said Group III nitride semiconductor layer, wherein, said gate electrode has a field plate portion (above 605a) formed on said insulating film while said field plate portion has a visored shape that overhangs a gate side of said insulating film between said gate electrode and said drain electrode (Fig. 6E; [0061-0067]).

Inoue does not teach the insulating film is made of a compound that includes silicon, nitrogen and oxygen as constituent elements. Tan teaches a insulating film is made of a compound containing silicon, nitrogen and oxygen as constituent elements as a low stress option for a surface dielectric in an HFET device (page 131 2nd

Art Unit: 2814

paragraph. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the insulating film taught by Inoue to have the constituent elements silicon, nitrogen, and oxygen as a means to lower the stress of the surface dielectric, improving HFET device performance as taught by Tan (page 131 2nd paragraph).

Claim 9: Inoue teaches a field-effect transistor comprising a Group III nitride semiconductor layer structure including: a heterojunction formed by a channel layer made of $\ln_x Ga_{1-x}N$ ($0 \le x \le 1$) (603) and an electron supply layer made of $Al_y Ga_{1-y}N$ ($0 \le y \le 1$) (604), a source electrode (606) and a drain electrode (608) formed on the semiconductor layer structure while being separated from each other, a gate electrode (607) arranged between said source electrode and said drain electrode, and an insulating film (605a) formed on said Group III nitride semiconductor layer, wherein, said gate electrode has a field plate portion (above 605a) formed on said insulating film while said field plate portion has a visored shape that overhangs a gate side of said insulating film between said gate electrode and said drain electrode (Fig. 6E; [0061-0067]).

Inoue does not teach the insulating film has dielectric constant not more than 3.5.

Tan teaches a insulating film that has dielectric constant not more than 3.5 as a low stress option for a surface dielectric in an HFET device (page 131 2nd paragraph.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the insulating film taught by Inoue to dielectric constant not more than 3.5 as a means to lower the stress of the surface dielectric, improving HFET device performance as taught by Tan (page 131 2nd paragraph).

Art Unit: 2814

Claim 10: Inoue teaches a field-effect transistor comprising a Group III nitride semiconductor layer structure including: a heterojunction formed by a channel layer made of In_xGa_{1-x}N (0 ≤x≤1) (603) and an electron supply layer made of Al_yGa_{1-y}N (0 <y≤1) (604), a source electrode (606) and a drain electrode (608) formed on the semiconductor layer structure while being separated from each other, a gate electrode (607) arranged between said source electrode and said drain electrode, and an insulating film (605a) formed on said Group III nitride semiconductor layer, wherein, said gate electrode has a field plate portion (above 605a) formed on said insulating film while said field plate portion has a visored shape that overhangs a gate side of said insulating film between said gate electrode and said drain electrode is made of an insulating film between said gate electrode and said drain electrode is made of an insulating material (605a) having dielectric constants not more than 4 (Fig. 6E; [0061-0067]).

Inoue does not teach said insulating film is made of an insulating material that includes silicon and nitrogen as constituent elements. Tan teaches a insulating film is made of an insulating material that includes silicon and nitrogen as constituent elements and has dielectric constant not more 4 as a low stress option for a surface dielectric in an HFET device (page 131 2nd paragraph. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the insulating film taught by Inoue to dielectric constant not more than 4 as a means to lower the stress of the surface dielectric, improving HFET device performance as taught by Tan (page 131 2nd paragraph).

Art Unit: 2814

Claim 11: Tan teaches the gate electrode side of said insulating film is made of an insulating material containing silicon, nitrogen, and oxygen as the constituent elements (page 131 2nd paragraph).

12. Claims 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record), Shinji (JP Publication 2000-323495), and Mizuta et al. (US Patent 6,483,135 of record) as applied to claim 15 above, and further in view of Sheppard et a. (US Patent 2001/0017370 of record).

Regarding claim 16, as described above, Inoue, Shinji and Mizuta substantially read on the invention as claimed, except Inoue, Shinji and Mizuta do not teach a contact layer formed by an undoped AlGaN. Sheppard teaches an undoped AlGaN contact layer (17) to improve the characteristics of the device [0011, 0026]. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Inoue, Shinji and Mizuta to make the contact layer out of undoped AlGaN to improve the characteristics of the device as taught by Sheppard [0011, 0026].

Claim 17: Mizuta teaches the field plate portion extends to an upper portion of said contact layer (FIG. 7).

 Claims 19-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Inoue (US PGPub 2001/0015446 of record) in view of Shinji (JP Publication 2000-323495), and Hirokawa (US PGPub 2002/0043697 of record).

Art Unit: 2814

Claim 19: Claim 1: Inoue teaches a field-effect transistor comprising a Group III nitride semiconductor layer structure including a heterojunction formed by a channel layer made of $In_xGa_{1-x}N$ ($0 \le x \le 1$) (603) and an electron supply layer made of $Al_yGa_{1-y}N$ ($0 \le x \le 1$) (604), a source electrode (606) and a drain electrode (608) formed on the semiconductor layer structure while being separated from each other, a gate electrode (607) arranged between said source electrode and said drain electrode, and an insulating film (605a) formed on said Group III nitride semiconductor layer, wherein, said gate electrode has a field plate portion (above 605a) formed on said insulating film while said field plate portion has a visored shape that overhangs a gate side of said insulating film between said gate electrode and said drain electrode (Fig. 6E; [0061-0067]).

Inoue does not teach the insulating film is a multilayered film including a first insulating film and a second insulating film, said first insulating film being made of a compound containing silicon and nitrogen as constituent elements, said second insulating film having a dielectric constant lower than that of said first insulating film. Shinji teaches the insulating film is a multilayered film including a first insulating film (32a) and a second insulating film (32b), said first insulating film being made of a compound containing silicon and nitrogen as constituent elements, said second insulating film having a dielectric constant lower than that of said first insulating film to help form desired shape of the gate electrode due to prevent threshold voltage variation (Fig 1; ABS). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the device taught by Inoue to have

Page 13

Application/Control Number: 10/538,739

Art Unit: 2814

the multilayered film protective film to prevent threshold voltage variation in the device as taught by Shinji (Fig 1; ABS).

Inoue and Shinji do not teach the size of said field plate is not lower than 0.3µm. Hirokawa teaches a size of said field plate is not lower than 0.3µm to improve device performance (Abs, [0026]). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to have specified the field plate length of Inoue and Shinji to be not lower than .3 µm to improve device performance as taught by Hirokawa (Abs, [0026]).

Claim 20: Hirokawa teaches a size of said field plate is not lower than 0.5 µm.

Claim 21: Hirokawa teaches a size of said field plate portion is not more than 70% of a distance between said gate electrode and said drain electrode.

Allowable Subject Matter

14. Claim 12 is allowed. The prior art does not teach the claim 12 limitation of "the drain electrode side is lower than said gate electrode side in a dielectric constant of a capacity formed by said field plate portion, said Group III nitride semiconductor layer, and said insulating film sandwiched therebetween, wherein a part of said insulating film is a multilayered film including a first insulating film and a second insulating film, said first film being made of a compound containing silicon and nitrogen as constituent elements, said second insulating film having a dielectric constant lower than that of said first insulating film, and said gate electrode side is formed by a single layer film of the first insulating film and said drain electrode side is formed by the multilayered film

Application/Control Number: 10/538,739 Page 14

Art Unit: 2814

including said first insulating film and said second insulting film in said insulating film between said field plate portion and a surface of said semiconductor layer structure."

Response to Arguments

15. Applicant's arguments with respect to claims 1-23 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2814

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to SARAH K. SALERNO whose telephone number is (571)270-1266. The examiner can normally be reached on M-R 8:00-4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Wael M Fahmy/ Supervisory Patent Examiner, Art Unit 2814

/S. K. S./ Examiner, Art Unit 2814